págs. 347-349
Sebastian Wallner
págs. 350-367
Distance-aware L2 cache organizations for scalable multiprocessor systems
Hyong Shik Kim, Chu Shik Jhon, Sang Hwa Chung
págs. 368-381
Multiple voltage and frequency scheduling for power minimization
Venkatesan Muthukumar, Henry Selvaraj, Bharath Radhakrishnan
págs. 382-394
págs. 395-404
Information-driven circuit synthesis with the pre-characterized gate libraries
Dr. Lech Jozwiak, S. Bieganski, A. Chojnacki
págs. 405-423
An application of functional decomposition in ROM-based FSM implementation in FPGA devices
Mariusz Rawski, Henry Selvaraj, Tadeusz Luba
págs. 424-434
Design and FPGA implementation of an MPEG based video scalar with reduced on-chip memory utilization
S. Ramachandran, S. Srinivasan
págs. 435-450
© 2001-2024 Fundación Dialnet · Todos los derechos reservados