CMOS Level Converter with Balanced Rise and Fall Delays
M. Kim
págs. 192-195
A 1.2-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation
C. Yang, J. Lin
págs. 196-200
A 900 MHz RF Transmitter with Output LO Suppression
V. Le
págs. 201-203
Thermal Effect Simulation of GaN HFETs under CW and Pulsed Operation
J. Xu
págs. 204-207
A Second Order Mixed-Mode Charge Pump Scheme for Low Phase/Duty Error and Low Power Consumption
K. Kim, I. Chung
págs. 208-211
© 2001-2024 Fundación Dialnet · Todos los derechos reservados
Coordinado por: